Hi,
I am using the sn74lvc2t45 to translate from 1.8V to 3.3V a ASP/I2S interface. The ASP_BCLK runs at 12.228 MHz. I am able to see a proper translation for all the ASP signals except the ASP_BLCK. The ASP_BCLK comes out but at a very low voltage level.
Schematics:
Notes
- Note that the ASP_DIN signal translates well which is in the same U7 device.
- I removed R29 but no difference observed.
- I removed R37 but no difference observed.
- I changed +VDDIO from 3.3V to 1.8V, but no difference observed.
Signal | Input 1.8V | Output 3.3V |
ASP_BCLK (Not working) |
![]() |
![]() |
ASP_FSYNC (Working) |
![]() |
![]() |
Layout
Layer 1 (top)
Layer 2 (solid ground)