LSF0101: Input Leakage Spec

Bob Hanrahan

Part Number: LSF0101

If the LSFs “B” port is facing the outside world and there is no power on the Enable, Vref_A and Vref_B pins, e.g. the device is powered down, what is the expected leakage of the “B” pin if there is +3.3 or +5 VDC on the pin?

over 2 years ago

0 Emrys Maier over 2 years ago

TI__Guru* 97046 points

Hey Bob,

Assuming "no power" means "0 V," then leakage can be up to 5 uA.

0 Bob Hanrahan over 2 years ago in reply to Emrys Maier

TI__Expert 4905 points

Thanks Emrys,

Are we sure this is the leakage even with Vref both at 0V? Just want to make sure since the test condition wasn't started and would figure its tested with Vref applied.

0 Emrys Maier over 2 years ago in reply to Bob Hanrahan

TI__Guru* 97046 points

Hey Bob,

There's no spec for that, so there's no guarantees, but the spec is positive only, indicating that the leakage is only going to ground and not to any supplies. Of course, that's probably because they only specified it with V_I = 5V.

The translation team may have more insight, but for system design, I would treat it is +/- 5uA max. For practical (typical) purposes, it's probably more like +/- 100nA max.

Logic

Logic forum

LSF0101: Input Leakage Spec