We'd like to use SN74LVC126 3-state Logic to control the transistor (NPN and PNP). As i know, the output of this logic should be push-pull topology, correct? if this is a case, why the IOH (High Level output Current) is negative current on the d/s? Could you help to clarify this question since we're selecting which type transistor is suited?
Regards
Brian
