SN74AHC123A: About the usage of leading edge detector

ziyu liu

Part Number: SN74AHC123A

Hi team,

I'm trying to use the SN74AHC123ADR as a leading edge detector as the guide instructs, just like the following figure

However, I can only get the output pulse which has a min width of 53ns, while I look up the datasheet it says the min width is 5 ns.

Could you please tell me how can I get a pulse of about 5ns?

Best Regards,

Ziyu

0 Clemens Ladisch 5 months ago

Guru 272490 points

5 ns is the minimum for input signals. Figure 5 shows that 53 ns is a reasonable limit for the output.

Try to connect /Q to /CLR. (This will still be somewhat slower than 5 ns.)

0 ziyu liu 5 months ago in reply to Clemens Ladisch

Thanks!

Logic forum