SN74LVC1G17: Is it possible to use Behavioral SPICE Model for analog simulation (Simetrix)

Shinichi Inoue

Guru 21761 points

Part Number: SN74LVC1G17

Tool/software:

Dear Specialists,

My customer is considering SN74LVC1G17 and has a question about Behavioral SPICE Model.

I would be grateful if you could advise.

---

I would like to confirm whether the Behavioral SPICE Model of SN74LVC1G17 provided by HP can be used for analog simulation.

Can this simulation model confirm the rise time, fall time, and input-output delay for analog input signals?

Simulation software is Simetrix.

www.ti.com/.../scem635

ｰｰｰ

I appreciate your great help in advance.

Best regards,

Shinichi

over 1 year ago

0 Owen Westfall over 1 year ago

TI__Genius 13261 points

Duplicate of https://e2e.ti.com/support/logic-group/logic/f/logic-forum/1415064/sn74lvc1g17-question-about-behavioral-spice-model

Regards,

Owen

0 Shinichi Inoue over 1 year ago in reply to Owen Westfall

Guru 21761 points

Hi Owen,

Thank you for your answer.

Shinichi

0 Shinichi Inoue over 1 year ago in reply to Shinichi Inoue

Guru 21761 points

Hi Owen,

The customer has additional questions.

Could you please advise?

---

Regarding the SPICE Behavior Model for SN74LVC1G17,

-Does it include characteristics of rise time, fall time, and propagation delay time?

-Does it include characteristics of parasitic capacitance such as input parasitic capacitance and output parasitic capacitance?

-In what ways is the IBIS model superior to the SPICE Behavior Model for checking timing characteristics?

---

I appreciate your great help and cooperation.

Best regards,

Shinichi

0 Owen Westfall over 1 year ago in reply to Shinichi Inoue

TI__Genius 13261 points

Hi Shinichi,

The SPICE model does not include characteristics for rise/fall, and for propagation delay it contains an idealized version where it is just based strictly off typical values at certain voltages. It's input and output parasitics while included are also idealized and may not accurately reflect the ones observed on the chip/per package.

The SPICE model is meant to be behavioral. Used to prove that logic is correct before going into deeper analysis and testing of the circuit.

The IBIS model is generated off design data giving accurate estimates for parasitics across packages, across temperatures, and across voltages. It can give better results when checking parameters like Rise/fall time as those have to be done with nanosecond accuracy, and can be verified at the conditions expected of the final project.

Regards,

Owen

Logic

Logic forum

SN74LVC1G17: Is it possible to use Behavioral SPICE Model for analog simulation (Simetrix)