• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 2 answers
  • Subscribers 22 subscribers
  • Views 451 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TXS0102: Regarding OE

prema R
Intellectual 965 points

Part Number: TXS0102

Tool/software:

Hi 

We are using TXS0102DQER in our design to level shift I2C. Please let us know whether OE is mandatory to be pulled down? The I2C bus is interfaced to an FPGA. Do we need to connect the OE to FPGA? we do not have any pins left at FPGA to connect OE. please let us know if this is mandatory.

Currently we have pulled up OE to keep it enabled always. Following is our schematics. Also let us know if we can remove the pullups on I2C lines on both A and B.

  • 0
    Guru 327160 points

    The datasheet says:

    To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor.

    If you do not care about the state of the I/O pins during power up/down, you can connect it to VCC.

  • 0
    TI__Guru 61061 points

    Hi Prema,

    In addition to Clemens' feedback, external pullups at the I/Os can also be removed as the device has internal 10kohm pullups already. Current implementation will lead to higher VOL levels. 

    Regards,
    Jack