• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 140 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC1G08: Output Logic Startup State

Pete Sampson
Intellectual 440 points
Part Number: SN74LVC1G08

Tool/software:

Does the SN74LVC1G08DRYR output startup in a known logic state? Is there a way to make sure it's in a low state (LOW) at startup? Didn't see anything on the datasheet and since it's CMOS I assume I don't want to put a pulldown on it.

  • +1
    Guru 316940 points

    The output state is always determined by the two inputs. And the inputs must never float. If your want a defined output state when your inputs are inactive during power up, then you must add pull-up/-down resistors at the inputs.