TPLD1202: Delay module issue.

Arsen Norman

Part Number: TPLD1202

Tool/software:

If more than 3 Delay modules are in design, the design fails when CONFIGURED to the part in eval board. The simulation works.

4 months ago

0 Malcolm Lyn 4 months ago

TI__Mastermind 26140 points

Hi Arsen,

Could you attach the design's syscfg file for debugging? Also, what package/EVM version are you using?

Best,

Malcolm

0 Arsen Norman 4 months ago in reply to Malcolm Lyn

Intellectual 430 points

Hi Malcolm,

Sure thing. Here it is attached, and it's TPLD1202 nsot-14 on the eval board

I think I can see what goes on, but I'll wait for your input.

CLK_DMOD2.zip

0 Malcolm Lyn 4 months ago in reply to Arsen Norman

TI__Mastermind 26140 points

Hi Arsen,

I'm in Europe this week on business. I asked someone else on the team to take a look and hopefully they will get back to you this week. If they don't I will get back to you when I return to the United States next Monday.

Best,

Malcolm

0 Malcolm Lyn 3 months ago in reply to Malcolm Lyn

TI__Mastermind 26140 points

Arsen,

Sorry about the long response on this. I thought someone else had gotten back to you.

For what it is worth, using the latest version of ICS (1.5.0, downloadable from our website) and on a DYY-14 EVM, I do not see any problems. The design works as expected on the board, with the channels lighting up in sequence like they do in the simulation.

Best,

Malcolm

Logic

Logic forum

TPLD1202: Delay module issue.