• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 21 subscribers
  • Views 318 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC2G17: Operating Frequency Range

Vinaayaka M
Prodigy 30 points
Part Number: SN74LVC2G17
Other Parts Discussed in Thread: SN74LVC1G125, TINA-TI

Tool/software:

Hi Team,

I wanted to use SN74LVC2G17DCK as buffer for the clock signal from a clock generator which runs from board to board on the backplane board. The clock frequency may vary from 1 to 20MHz max. Can I know if the mentioned part is suitable for this application and is it okay to use singled ended signal from board to board where the trace length could go up to 400mm max and typically 200mm (not decided yet).

Thank you in advance.

  • 0
    Prodigy 30 points

    Adding to above, the operating voltage would be 3.3V. The concern here is not only functionality but also EMI/EMC

  • +1 in reply to Vinaayaka M
    TI__Mastermind 26150 points

    EMI is a significant concern with single-ended buffers. If the trace is a cable that has the potential to move around a significant amount I would use LVDS or some similar differential cabling. The buffer could drive the foot-long cable but you would need to make sure to match impedances at the output of the buffer and unless the cable is secured like I said noise is a concern.

    I would recommend you run some simulations using the IBIS model on our website. They give a good indicator of signal integrity and device performance.

    Here are some tests I ran using the SN74LVC1G125 driving a cable that's about 3 feet in length. The results shown are for multiple series termination resistors:

    Here are simulations on the IBIS model corroborating these results:

    Best,

    Malcolm

  • 0 in reply to Malcolm Lyn
    Prodigy 30 points

    The trace is on the PCB through some board to board connectors like either dual row berg strip or PCIe connectors and the total length of the trace from source to sink would be 16 inches max. As long as I match the trace impedance, there is no issue with the signal integrity right? Is it possible to run the simulation in TINA-TI?

  • +1 in reply to Vinaayaka M
    Guru 317000 points

    These simulations look only at the trace itself. You might get EMI/EMC problems in a noisy environment; in that case, LVDS would be better.

  • 0 in reply to Clemens Ladisch
    Prodigy 30 points

    Thank you for the suggestions.