• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 192 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPLD1202: Position of the external CLK pins

TPLD1202:

alexandre maurel
Prodigy 150 points
Part Number: TPLD1202


Tool/software:

Translator

Translator

Hello,

In Interconnect 1.4.0 I can't select the GPI input pin for OSC0 as it selects the IO8 as for OSC1. How can i put an external clock to OSC0 ?

Regards

  • +1
    TI__Genius 14901 points

    Hi Alexandre,

    There is a bug in InterConnect Studio regarding this IO allocation. Looking at this in the newest released version this bug persists. I don't see any workarounds at this time.

    If you're not using all the pins you can simply have both persist in the design for testing, as below. If doing this make sure GPI is not connected to another element. If you are using all the pins, I do not know of a workaround at this time.

    I have filed this with our software team, and I'll see if we can push a bug fix version.

    Regards,

    Owen