• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 75 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPLD1201: Supported bandwidth at Output with external clock

Hideki Hayashi1
Expert 8460 points
Part Number: TPLD1201


Tool/software:

Hi team,

How much fast does the TPLD outputs from the below configuation with external clock? Customer want to generate PWM, and want as fast as possible. 

Best regards,

Hayashi

  • 0
    TI__Genius 13261 points

    Hi Hayashi,

    That can be estimated by adding up the values in the switching characteristics section.

    Your design above seems to be one input to DFF to LUT to DFF to output in the longest case.

    So in general the estimated delay from the clock would be.

    27.2 ns + 1.42ns = 28.62ns if at 3.3 V

    The other inputs don't matter as much as they would be limited to the clocked output.

    Regards,

    Owen