This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ESD questions on the TPD12S520

Other Parts Discussed in Thread: TPD12S520

Why is there a pull-up on the Hot Plug Detect on the  VLV side? During boot-up if the signal is floating then HPD is pulled up indicating that the source device can now read the EDID. But if I am not booted up then I don’t want the EDID to be read. How is this handled? If this is the behaviour then I can work around this by using an external transistor to control the HPD. Is this recommended?

 

Is this part only for the receive side? I would like to use it on the transmit side too but not sure if the level shifting will work. I could use the part for ESD protection and do level shifting external to the device. What would you recommend?

  • I moved your post here into the logic forum as the TPD12S520 looks to fall under the interface product category which falls under the logic forum, I am no expert on these parts but I am hoping that someone in this forum can help out.

  • The pull up is only suggested.  You can use an external transistor and resistor to contol the HDP.

    What voltage levels are you translating on the transmit side? 

  • I was hopeful that I could use the level shifting on the part but I can bypass it if that is what is required.

    The voltage levels are 5V to 3.3V. The concern I have is that during power-up the HPD output pin to the TPD12S520 will be pulled up. This may cause a false HPD signal to the receiving device. Pulling down is not possible because it will divide the voltage which will be undetermined.