Hello: I am forwarding questions from my customer regarding the SN74AVC4T245:
>>>> I have questions regarding the SN74AVC4T245 buffer:
- Suppose the DIR pin is low (data A ß B), VCCA is powered from 2.5V and VCCB is floating. Will pins 1A1, 1A2, 2A1, and 2A2 be in a high-impedance state even if OE is low?
- What about when VCCB is connected to GND?
- Suppose the DIR pin is high (data A à B), VCCA is floating and VCCB is connected to 2.5V. Will pins 1B1, 1B2, 2B1, and 2B2 be in a high-impedance state even if OE is low?
- What about when VCCA is connected to GND?
- Suppose both VCCA, VCCB, 1DIR, and 2DIR are floating and 3.3V is applied to pins 1A1 and 2B1. Are pins 1B1 and 2A1 in a high impedance state even if OE is low?
- What about when VCCA, VCCB, 1DIR, and 2DIR are connected to GND?
For all of the scenarios above, will damage occur to the SN74AVC4T245 buffer? >>>>>>
thanks, George Biner, Arrow FAE Los Angeles