logic jitter

I am designing a counter to derive a 1 Hz signal from a 10 Mhz lvcmos signal. I am concerned about jitter.  I was planning to use 7 decade counters. which logic family would be best from a jitter standpoint and what would be a reasonable estimate of the accumultated jitter through the 7 counters

Thanks

Bill