This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LV8154 Counter Problem

Other Parts Discussed in Thread: SN74LV8154

Hello,

we use the SN74LV8154 for 2 16-bit counters. Each counter has its own clock signal, which can change between 500kHz .. 5MHz. After 20ms we disable the clock frequency, load the output register with the content of the counter, reset the counter and enable the clock frequency to count another 20ms. The processor read the output register. Sometimes the processor read all 0 from the counter register. I have read another user has a similar problem.

Who has a solution for this problem?

  • SN74LV8154 counter IC has an edge triggered register to load counts into storage register. A glitch in Glitch in RCLK after clearing the counter can reload the zero count. This can also happen due to poor quality power supply filtering or read pulses for the output generating the glitch in RCLK.

    I suggest the following. Apply RCLK and quickly read all data and then clear the counter and enabe the clock for counting. Even if retrigger happens, the data will not be any different. Of course you lose time for counting in this period.

    Use two separete counters and toggle counting gate and then you will not miss any counts. This you can do with 16-bit counters in this device also. This will allow you greater time to read the counter and reset the counter after reading each counter separately.

    Shyam

    www.sensorstechnology.com

  • Hello Sirs,

     I work on a project where I use SN74LV8154 too. I am very wondering about spice simulation. I would like to  simulation my application circuit before doing  prototyping. Do you know it there spice/pspice  model for SN74LV8154 ?

    Many thanks in advance.

    Regards,

    Ashot