I need to convert I/O signals between a 5V ASIC and a 3.3V FPGA. I was planning to use the SN74LVC8T245 with VCCA = 3.3V and VCCB = +5V. The ASIC will tristate its I/O signals for lengthy periods of time, and I'll need to tristate the SN74LVC8T245 signals for lengthy periods of time using OE, and I'm concerned about how to avoid excessive current consumption.
I'm thinking of adding pull-up resistors to the SN74LVC8T245 I/O pins on both the VCCA and VCCB sides to force the I/O signals to valid states. If I do this, will this avoid excessive power consumption when I use OE to tristate the I/O signals, and also when the ASIC tristates its own I/O signals?
I've also looked at using the 16-bit SN74LVCH16T245 device to reduce component count. As far as I can see the Bus Hold function will force the I/O signals to defined states except when OE is used to tristate the signals. As this device has Bus Hold functionality I assume I can't use pull-up resistors to force the signals into valid states when the SN74LVCH16T245 is tristated? Is there any other way around this tristate problem, apart from not tristating the I/O signals?