CD4093 specification

user1430558

Prodigy 50 points

Hi,

Is the same positive Trigger Threshold Voltage for all the gate in a package ?

Is both output on the gate switching at the same time when both inputs are switching on the gate at the same time ?

Thanks for your response

over 9 years ago

0 James Lockridge19 over 9 years ago

TI__Genius 14485 points

Due to variations in the manufacturing process, VpMin may not be EXACTLY the same for each gate. However, it is guaranteed to be within the MIN and MAX values specified in the datasheet.

The output of a gate will not switch at the same time as an input. There is a propagation delay which is specified in the datasheet as tPHL and tPLH (the propagation delay can be different if the input is going LOW to HIGH or HIGH to LOW). This also can vary between gates, however, the max value specified in the datasheet is guaranteed.

What is your application for using this device?

0 user1430558 over 9 years ago in reply to James Lockridge19

Prodigy 50 points

Hi,

Could you send me the internal schematic of CD4093 ?

Thanks

0 ShreyasRao over 9 years ago in reply to user1430558

TI__Guru 58490 points

Hi , The internal schematic is TI confidential information but would be happy to answer your queries on any critical application parameter you are concerned about in this device .

http://www.ti.com/lit/an/scha004/scha004.pdf . I would think you will find the information in this app note very helpful for CD4K devices in general .

I wouldn't think the input stages would be different for each of the inputs (they will have to specify parameters for each input and output ) but I am not very sure about the internal circuit .

0 user1430558 over 9 years ago in reply to ShreyasRao

Prodigy 50 points

Thanks for your response.
For CD4093, the schematic diagram of each input is the same ?
I ask the question because the schematic diagram of unbuffered input is different.

0 user1430558 over 9 years ago in reply to ShreyasRao

Prodigy 50 points

For CD4093, the internal circuit schematic of each input is the same ?
I ask the question because the internal circuit schematic of unbuffered input is different between th inputs.

0 ShreyasRao over 9 years ago in reply to user1430558

TI__Guru 58490 points

Hi ,
I wouldn't think the input stages would be different for each of the inputs (then they will have to specify parameters for each input and output ) but I am not very sure about the internal circuit .

Logic

Logic forum

CD4093 specification