• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 18 subscribers
  • Views 835 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

D Latch

Patrick Chen
Mastermind 8875 points
Other Parts Discussed in Thread: SN74LVC74A, SN74LVC1G373

Hello 

         Do we have D-Latch or D-Flip Flop as SN74LVC74A. They need CLK already HIGH to let Q output change status.  CLR low let Q output low while MCU initial for default status. Thank you.  

BR

Patrick

  • 0
    TI__Guru 59150 points

    Hi Patrick ,

    It seems that you are looking for level triggered flip flop when you say that the high level needs to trigger the output Q ?

    I can look into the options we have on this .

  • 0 in reply to ShreyasRao
    TI__Guru 59150 points

    Hi Patrick ,

    You could use the preset and clear inputs to override the clock to change the output Q asynchronously in the SN74LVC74A.
    You can also consider using sn74lvc1g373 where the output level is determined by the latch enable pin and hence independent of the clock input .