This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74AVC16T245 quiescent current

Other Parts Discussed in Thread: SN74AVC16T245

Hi Sir,

The customer has the isuues about SN74AVC16T245. The cutomer uses the model SN74AVC16T245DGGR. He tests the quiescent current for SN74AVC16T245,

then he found the quiescent current of his test is higher the  quiescent current  of the data sheet. 

The testing process is in the  attachment.Look the attachment. 

Q1:The  quiescent current  is uA level in 7.5 Electrical Characteristics of the data sheet. But the customer's test results are mA level,those are 9mA or 17mA.

What is the reason? How to solve the issues?

Thanks,

Best Regards,

 

 2110.8357.the testing process.docx

 

 

  • Hey Mickey,

    Looking at the data sheet you mentioned there is no Iq speced on it. What spec are you looking at/what datasheet are you looking at? The TI official one on their website does not spec Iq for this part.

    Thanks,
    Daniel
  • Mickey,

    The customer setup is incorrect. The SN74AVC16T245 quiscent current specification is shown below:

    Quiescent current is defined as the current draw through the supply pins under the following conditions:

    1. All input pins (control pins as well as data pins) are static. This means they are biased either to VCC or to GND.

    2. The output pins are left open (i.e. they are not connected to an external load).

    Condition #1 is noted in the datasheet as "VI = VCCI or GND", where VCCI is the power supply associated with the input pins. Based on the configuration of 1DIR and 2DIR, this could mean VCCA or VCCB.

    Condition #2 is noted in the datasheet as "IO = 0"

    Based on the criteria listed above, there are four possible device configurations for measuring quiescent current:

    Setup # Port 1 Direction Port 2 Direction
    1 A to B A to B
    2 A to B B to A
    3 B to A A to B
    4 B to A B to A

    The table below summarizes the pin configuration for all four possible setups:

    Setup # 1OE 2OE 1DIR 2DIR 1A1 through 1A8 1B1 through 1B8 2A1 through 2A8 2B1 through 2B8
    1 GND GND VCCA VCCA VCCA or GND Open VCCA or GND Open
    2 GND GND VCCA GND VCCA or GND Open Open VCCB or GND
    3 GND GND GND VCCA Open VCCB or GND VCCA or GND Open
    4 GND GND GND GND Open VCCB or GND Open VCCB or GND

    I reviewed the file attachment that documented the customer's setup. In their setup, they are leaving the inputs floating or not leaving the outputs open. Please instruct them to follow the procedure that I have documented above. Thanks.

    Best Regards,
    Nirav