Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 18 subscribers
  • Views 886 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74AUP1G80 Output Rise Time

Ryan Andrews
Guru 63086 points
Other Parts Discussed in Thread: SN74AUP1G80

Hello,

I'm using the SN74AUP1G80 as a clock divider and was wondering how to determine the expected output rise/fall times. My CLK input is a 16MHz LVCMOS clock signal operating at either 1.8V or 3.3V. Right now I'm measuring ~10ns rise times on my /Q output (8MHz).

I see that the Switching Characteristics tables specify max frequency (fMAX) and propagation delay (tPD). As the load capacitance increases, fMAX decreases, more so at the lower supply voltages. How is fMAX determined? Are there other devices in this family that may give me a sharper clock edge?

Thanks and regards,

  • 0
    TI__Guru 58600 points
    Hi Ryan ,

    the output rise and fall time will depend on the load. the RC load at the output which mainly includes the trace parasitic of the board .
    The higher the load , the higher the rise /fall time.
    Having an IBIS model to simulate the prop delays might be a good idea to estimate .
    Could you consider AUC1G family which is one of the fastest in terms of prop delay and the frequency rate.