This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TXS02324 IRQ functionality

Guru 13485 points
Other Parts Discussed in Thread: TXS02324

In the datasheet the only specification is about IRQ to set address.

Please advise  how we can use this pin as an interrupt pin and which events we could recognize by the interrupt.

Also, we are missing the specification for RSTX time requirement.

  • Eli - My feedback is below:

    eli said:

    In the datasheet the only specification is about IRQ to set address. Please advise  how we can use this pin as an interrupt pin and which events we could recognize by the interrupt.

    In the TXS02324, the IRQ only configures the I2C address. In other devices like the TXS02326, the IRQ can be used to send an interrupt to the baseband processor as highlighted below.

    eli said:

    Also, we are missing the specification for RSTX time requirement.

    I do not have any information on required timing specs. Can you ask the customer to specify the timing requirements that they would like to see?
    Best Regards,
    Nirav
  • Customer were able to work with TXS02324RUKR controller and set the LDOs.
    Now we have an issue with its quiescent current.
    The quiescent current is very high (~27uA).
    Conditions:
    VBAT (pin3) – connected to 3.65v
    VDDIO (pin12) – 0v
    SIM - Pins 9,10,11 – 0v
    I2C - Pins 13,14 – 0v
    Pins 15,16 – 0v

    Our target is 3uA maximum- as specified under Ishdn:
    Need urgent reply as need to decide TODAY if to stay with this device or looking for other solution with lower current consumption
  • Eli,

    For the TXS02324, an I2C register write is required to disable both of its LDOs, VSIM1 and VSIM2. This is noted in the application information section of the datasheet. There is no external control pin that can be used to enable/disable the LDOs.

    The register space containing the LDO enable/disable bits is shown below. The customer needs to write a '0' to register bits 0 and 4 at register address 08h.

    The test condition in the datasheet (shown below) is incorrect. It indicates that there is an "EN" pin that controls the LDO enable/disable. That is false. This is standard practice for a standlone LDO, but not for the TXS02324.

    Please have the customer make the Register write that I have documented above to see if this addresses their excess current draw. Thanks.

    Best Regards,
    Nirav

  • what is the expected Ishdn for our part.
    We perform I2C write with value 0, but still get high consumption.