• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 590 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC2G17: How will this part handle slow input rise time?

Jay Jang
Intellectual 915 points
Part Number: SN74LVC2G17


The input rise time that we are seeing into the device is in the range of 600ns.

PCIE reset signal is the input and the output resets a NIC and FPGA.

  • 0
    Guru 317480 points
    The '17 has Schmitt-trigger inputs, so it will switch the output to high when the input first crosses the positive-going threshold voltage. (It will go low only when the input reaches the negative-going threshold voltage, which is lower.)

    The rise time does not matter; Schmitt-trigger inputs are designed to work with arbitrarily slow signals.