• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 932 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LSF0204: Translation/Buffering

Don Schelle
Expert 4150 points
Part Number: LSF0204


Hello,

I'm asking about the following circuit:

I suspect this is possible, but would like confirmation.   Two questions:

1. Is 1.8V to 1.8V level translation possible with this configuration?

2. I am aware that for best performance regarding switching speed, VREF_B needs to be 1.0V higher than the B side output (in this case 2.5V).   However the datasheet only required 0.8V of headroom as a minimum.   How will switching speed be impacted by operating at the minimums?

Don

  • 0
    TI__Guru* 97046 points
    Yes - as long as your reference voltages maintain at least 0.8V difference (with V_B > V_A) then you can translate from 1.8V to 1.8V in the manner drawn.

    There will be no speed change due to the 1V to 0.8V change. 1V is preferred to provide headroom over the minimum requirement.