• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 583 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC1G126: SN74LVC1G126 / Output state at less than 1.65V

S.Satoshi
Guru 21685 points
Part Number: SN74LVC1G126

Hi,

Please let me ask the output state at less than 1.65V. Is it unstable, Hi-Z or Low output?

Best Regards,

Satoshi / Japan Disty

  • 0
    TI__Guru* 97046 points

    Hello Satoshi-san,

    If the OE pin is asserted, the output will remain in the high-impedance state during power up or power down, as indicated by this statement in the datasheet, page 10:

    To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

    Because this device has the 'Ioff - partial power down protection' feature, the output will be in a high-impedance state when the supply pin is near 0V (<400mV).

    In all other circumstances, the output is not guaranteed to be in any particular state.

    It is common for simple devices like this to continue to operate well below their rated voltage range, so you should expect to see the device acting like a buffer if the output is enabled. At some point, the transistors will not have enough voltage (VDS) to operate correctly, and the output will become unpredictable. As previously stated, this is neither specified nor guaranteed by TI.

  • 0 in reply to Emrys Maier
    Guru 21685 points
    Hi Emrys,

    Thank you for your comment. I understand that the output will remain in the high-impedance state if the OE pin is asserted. Then how do you think if the OE pin is NOT asserted?

    Best Regards,
    Satoshi
  • 0 in reply to S.Satoshi
    TI__Guru* 97046 points

    Hello Satoshi-san,

    That was the rest of my post:

    If the OE pin is NOT asserted:

    Because this device has the 'Ioff - partial power down protection' feature, the output will be in a high-impedance state when the supply pin is near 0V (<400mV).

    In all other circumstances, the output is not guaranteed to be in any particular state.

    It is common for simple devices like this to continue to operate well below their rated voltage range, so you should expect to see the device acting like a buffer if the output is enabled. At some point, the transistors will not have enough voltage (VDS) to operate correctly, and the output will become unpredictable. As previously stated, this is neither specified nor guaranteed by TI.