This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team.
The customer requests data about the status of the output when the input is floating.
for example, if A1 is floating when input status, how is B1 status ?
Customers want products that are equally floating.
Additional inquiries
Is there a dedicated level shift IC for EMMC?
Please recommend if it is.
Charles,
The OE pin when low places both the IO ports in HiZ by disconnecting A <->B connection. Tying it high enables the normal operation.
OE pin is high = Normal operation -> Level translation between Vcca and Vccb
OE pin is low = High impedance on both the A & B ports, retains the last known state.
Thank you for your supprot.
I have some question additional.
1. When power on is state while OE Pin is Low, what is the initial state of A & B?
- 0V or VCCA(B) or Unknown?
2. Does the OE pin of TXB0104 have internal pull-up or pull-down resistor.?
3. Does the EN pin of LSF0108 have internal pull-up or pull-down resistor.?
-Thank,
Charles,
1. Please elaborate on the query, i couldnt understand.
2, 3. No the OE or the En pin doesnt have internal pullup or pulldown resistors.
1) The A B ports are off.
2) The A B ports are disconnected and off since Vcca / Vccb is disconnected
3)When OE is low and supply is powered, the A/B will retain the last retained state.
I'd like to duuble check your answer
I'm not understand the meaning of the last retained state.
Is "the last retained state" a state before power-off?
If the products mounted first on the board, what is the state of port A & B when OE was low?