Hi there,
from the Application Report "Implications of Slow or Floating CMOS Inputs" (SCBA004D) I learned that slow input signal edge rates or transition times can be of concern.
I've read some 74HCT* datasheets and these devices seem to have typical have input signal transition times of about 500ns when operating at about 5 V.
Whereas logic elements based on very advanced high speed CMOS technology (e.g. 74LVC family) have much stricter input signal requirements, i.e., specifying input edge rates of max. 10 ns/V.
Now the SN74LVC1G17 datasheet does not state rise time and fall time specs for the input signal (although in section 10.2.2 they are referenced).
Why is this? Has it been omitted in error? Is this because the buffer is a schmitt trigger based design with input hysteresis? Or should I rather assume the "average" input transition rate for the 74LVC family of max. 10ns/V.
An while we are on it, does a similar restriction exist for bipolar based logic elements, e.g. 74LS...?
Thanks!
Daniel