• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 699 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74AXC8T245: Maximum Data Rate

Hao Wang14
Expert 4415 points

Part Number: SN74AXC8T245

Hi Team,

There is no specific data rate when VCCA and VCCB are supplied by specific voltage, could you please tell if there is any calculation relationship between the tdp and data rate? Thank you!

For example: if VCCA is 1.2V and VCCB is 1.8V, what is the maximum data rate?

Best Regards,

Hao

  • 0
    TI__Mastermind 25075 points

    Hello Hao,

    There is no direct relationship between tpd and data rate, as propagation delay is only a delay and not a direct indicator of the output transition rise and fall times.

    Data rate is an interesting specification because it depends on the system designers tolerance for various parameters, so will generally need to be tested in the specific application environment for the clearest understanding of signal integrity.

    I can say that this device could support up to 210Mbps data rate, but this will be highly dependent upon system design factors.

    Is there a particular data rate that you are considering using this device for at this voltage? Is this for a specific protocol?

    What is the system application that you are considering using this device for? 

    Do you have a schematic snippet you can share?

    Best,
    Michael

  • 0 in reply to Michael J Schultis
    TI__Expert 4415 points
    Hi Michael,

    Thanks. Is there any app note or layout suggestion to make sure it can support the data rate as high as possible?

    Best Regards,
    Hao
  • 0 in reply to Hao Wang14
    TI__Mastermind 25075 points

    Hello Hao,

    Is there not a particular data rate which they are trying to acheive? Or are they just trying to get the best data rate possible?

    Is there a specific protocol that is being used?

    Standard layout guidelines and best practices for layout should be used to optimize signal integrity and data rate of any logic device.
    I would recommend that you check out the following application note for more detailed information:
    http://www.ti.com/lit/an/scaa082a/scaa082a.pdf 
    The practical PCB design rules section is particularly helpful for providing guidelines for optimum board design.

    Best,
    Michael