This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
my customer is using SN74LVC74A device. If they use PRE=H and CLR=H at first, what would the output be (Q0, ~Q0)? In other words, what would affect the Q0 state when power up every time? whether the Q0 state is same every time? Thanks a lot!
Best Regards
Zhengquan Lu
Hi Zhenquan,
The answer you're looking for can be found here:
[FAQ] What is the default output of a latched device? (Flip-Flop, latch, register) - Logic forum - Logic...
Please let me know if I can be of further assistance.