I have a data bus that is 64bits with an output clock at rate of 125MHz. The VA side is 3.3V the VB side is 1.8V into an FPGA.
Most of the applications such as RGMII share the clock with the data on the same part.
For a single part this is fine since the internal skew is around 104ps.
I need to have four parts for data and one for the clock. Is the a part to part skew low enough to do this?
Thank you,
Bill