Level translator for WAKE LAN pin with OBFF

d_zero

Genius 4775 points

Other Parts Discussed in Thread: TXS0101, LSF0101

Dear *,

please can you suggest a bidirectional level translator from 3V3 to 1V8?

The Ethernet phy is 3.3V and the application processor is 1.8V .

Signal is WAKE, type T/s (Tri-State is a bi-directional, tri-state input/output pin.) , Bi-dir.

When Wake signal then is this pin output from ETH_PHY, when OBFF mode (Optimized Buffer Flush/FILL) then i assume it is input to ETH_PHY.

Best Regards,

over 5 years ago

0 Clemens Ladisch over 5 years ago

Guru 316690 points

The description is unclear. Is WAKE the signal that is to be translated, or is it a signal that controls the direction of some other signal(s)?

Does your PHY use some standard interface?

0 d_zero over 5 years ago in reply to Clemens Ladisch

Genius 4775 points

Dear Clemens,

Wake is the signal that needs to be translated.

Best Regards,

0 Clemens Ladisch over 5 years ago in reply to d_zero

Guru 316690 points

Is this signal push/pull or open drain?

Does your PHY use some standard interface?

0 d_zero over 5 years ago in reply to Clemens Ladisch

Genius 4775 points

Dear Clemens,

here is the info from Datasheet:

Br,

0 Clemens Ladisch over 5 years ago in reply to d_zero

Guru 316690 points

The PCIe WAKE signal actually is open drain, and requires an external pull-up resistor. This requires a translator that can handle open-drain signals, i.e., TXS0101 or LSF0101.

Logic

Logic forum

Level translator for WAKE LAN pin with OBFF