Hi :
we used the MX0_MDC frequency is around 2 MHz, one MAC MDC signal input ,four PHY MDC output;
Thus, we need make sure SN74LVC125A the buffer you chosse can support this frequency?
Exp:
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi :
we used the MX0_MDC frequency is around 2 MHz, one MAC MDC signal input ,four PHY MDC output;
Thus, we need make sure SN74LVC125A the buffer you chosse can support this frequency?
Exp:
Thanks ShreyasRao
What about the MDIO lines? Are there any considerations for that?
Reply-->MDIO signal quality is good,layout using daisy chain way,satisfy ASIC chip datasheet request;