• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 2 answers
  • Subscribers 20 subscribers
  • Views 536 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Level Translator verification

Anoop Kumar K V
Prodigy 180 points

LSF0101DRY : 

Whether below bidirectional level translator circuit will work?

Design Conditions:

1) Not provided pull up resistors on Pin 3 and Pin 4

2) Capacitor is not provided on EN ( Pin No. 6)

  • 0
    TI__Genius 16735 points

    Hi Anoop,

    1. The pullup resistors are not always required for translation. However, this depends on what is connected to each of your channels.

    2. Not having a capacitor on the EN pin will cause there to be instability. It is not required to place a capacitor on that pin however, it is the recommended use case and there may be incorrect gate voltages causing instability in translation.

    I recommend you watch this series on the LSF parts which will entirely explain the internal circuitry. It will help you analyze when to add pullup resistors and understand the importance of the capacitor on the bais circuitry.

    https://training.ti.com/introduction-voltage-level-translation-lsf-family?context=1134826-1139264-1134789

    Thanks!

    -Karan

  • 0
    Guru 316690 points

    You must connect EN to VREF_B. Without the 200 kΩ at VREF_B, the current between into VREF_B and out of VREF_A is not limited to a safe amount, and without the EN pin pulled low by VREF_B, the output voltage at the A ports is not clamped to VREF_A.