Hi Sir
We have a condition that 2BT_VDD will disable by CPU. Do we have current leakage that from A[1:4] to B[1:4]?
Or the current leakage is too small that we can ignore it ? Please share your comments if this design have potential risk or not, thanks!!
Regards,
Sam