This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CD4013B: CD4013B CMOS DFF Logic Diagram Error?

Part Number: CD4013B

Looking at the logic diagram on page 1 of the data sheet it shows three inverters in the path to the output pin 1 (13) for Q.  Following the logic of the diagram I'm pretty sure it should only be two inverters.  Otherwise the Q and Q not will be the same value. 

Is this something that will be fixed in the data sheet?