• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 19 subscribers
  • Views 310 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CD4504B: What's the default output level when VCC is not powered and VDD is powered?

Wayne Wang20
Expert 4380 points
Part Number: CD4504B
Other Parts Discussed in Thread: TLV760

Hi team,

My customer is using CD4504B to convert a 3.3V input to 15V output. During the whole system is powered up, we found that VDD is powered up earlier than VCC. So there's a short period that VDD is present and VCC is absent. And we captured a logic high output during this short period and this is not accepted by csutomer because they want a stable logic low output during the power up process

So I just want to check what's the default output level when VCC is not powered and VDD is powered? Is there any method we can use to keep the output low during power up? This device doesn't have a OE pin and it seems have a Push-Pull output structure so adding a pull-down resistor at the output may not help. So please help on this. Thanks.

Best regards,

Wayne