SMV512K32-SP: tAVWL Write Cycle Timing

I am currently using an IP SRAM controller that Microsemi provides to quickly integrate an SRAM. SMV512K32-SP specifies timing setup for the address prior to write enable going low. Will this actually affect performance or is it mainly just important to have it setup prior to the rising edge?