The datasheet mentions "Glitch-Free Power-Up Reset on Outputs", but I'm not finding a definition for this.
Our design holds !A low. B, !CLR, and VCC all come up together. We're seeing inconsistent behavior at power-up (sometime see an output pulse generated, sometimes not) that I suspect is due to timing around this "glitch free power-up".
Thanks!