LSF0108: abnormal rise edge of output of LSF0108

Jiayu Ye

Part Number: LSF0108

Dear TI,

Here we meet a issue when using LSF0108. Below is the schematic. V1.8 side is input, while V3.3 side is output.

We observed the slew rate of 3.3V output rise edge is slowed sometime. In below waveform, Yellow is for A1 pin and blue is for B1 pin. Could you help explain this abnormal phenomenon? Thanks.

over 4 years ago

0 Clemens Ladisch over 4 years ago

Guru 316920 points

Those overshoots look as if the 3.3 V device is actively driving the line high. Isn't the SD protocol bidirectional? I suspect that you get slow edges only when the 3.3 V side is the output.

0 Jiayu Ye over 4 years ago in reply to Clemens Ladisch

TI__Intellectual 1790 points

Hi Ladisch,

But why only this bit's edge is slow while others are fast. But what will cause this to be slow?

0 Clemens Ladisch over 4 years ago in reply to Jiayu Ye

Guru 316920 points

You get a fast edge when the 3.3 V device is driving the line high.
You get a slow edge when the 1.8 V device is driving the line high, because voltages over 1.8 V are only weakly driven by the pull-up resistor.

0 Michael J Schultis over 4 years ago in reply to Clemens Ladisch

TI__Mastermind 24975 points

Hello,

Yes, Clemens is correct.

When the line is being actively drive high from the 3.3V side to the 1.8V side, you will get a fast edge.

When you are trying to operate in the opposite direction and do up translation from 1.8V to the 3.3V side, the 3.3V side will only be pulled up through the external pull up resistor so will have an RC curve response as opposed to an edge you would see from a low impedance driver.

Best,
Michael

Logic

Logic forum

LSF0108: abnormal rise edge of output of LSF0108