This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74HCS238: Loading Analysis verification between the Decoder and Octal buffer

Part Number: SN74HCS238

Hi,

We are having a design requirement of  a decoder(SN74HCS238BQBR) control logic through a Octal buffer(SN74AC244PWR),

Kindly clarify the below points which is required for my design analysis,

1) Whether the Decoder-SN74HCS238BQBR part can be driven by or compatible with the Octal buffer-SN74AC244PWR,

2) Kindly share the VIH(High level input voltage),VIL(Low level input voltage),IIL(Low Level Input current),IIH(High level Input current),IOH(High level Output current ) and IOL(Low Level Output current) details of the SN74HCS238BQBR for design analysis.

  • 1. All CMOS logic families at the same VCC are compatible with each other.

    2. These values are specified in the respective datasheets. Anyway, CMOS input currents are approximately zero, which means that the actual output currents also are approximately zero, which means that the actual output voltages are at the rails.