Hi, TI expert.
In order to prevent the pulse gate signal from appearing high at the same time in the customer, we want to configure the logic as follows.
I have a GATE device inquiry regarding that.
-----------------------------------------------
- NAND GATE (2CH) : ?
- AND GATE (4CH) : ?
- Vcc: 3.3~5V
- Propagation Delay: 10ns or less
-----------------------------------------------
Please recommend suitable NAND Gate and AND Gate.
Thank you.