Hi Team,
a customer has observed follwoing behavious of SN74LVC2G79:
When starting up the circuit, the Q-outputs are on HIGH even if CLK and the D-inputs are LOW.
Is this a normal behavior of this device?
BR,
Stefan
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
a customer has observed follwoing behavious of SN74LVC2G79:
When starting up the circuit, the Q-outputs are on HIGH even if CLK and the D-inputs are LOW.
Is this a normal behavior of this device?
BR,
Stefan
Hi Stefan,
Yes, we would consider starting with either a high or low normal behavior for the device.
Please see the FAQ here: [FAQ] What is the default output of a latched device? (Flip-Flop, latch, register)