Hi Team,
A and CLR are pulled low, B is the input signal, and Q is the output signal. The maximum pulse width is set by an external capacitor and resistance to 600ns. Can this IC pass the minimum 12ns pulse width?
The datasheet has this note, does it mean 100% duty cycle can be controlled?
