Hello,
I am working with the CD40107BM NAND gate chip and I am curious if there is a maximum resistance that can be used on the output (and likewise, input) pull-up resistors, or what possible considerations must be made which determining the resistance to be used. These lines will not be used for high-speed applications, if that makes a difference.
Thanks!