• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 211 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: EMIF

john young
Intellectual 490 points
Part Number: TMS570LC4357

Sir/madam,

I've been using the TMS570LC4357 for a while.

I'd like to add NOR flash via the EMIF.

I'm looking at  a Cypress NOR flash parts

Q:  the EMIF has 22 address bits..and 16 data bus bits....so, I could hook up a 128Mbit , (16data bits, 0-22 address) directly...correct?

using multiple chip selects, I could add more memory across the EMIF (i.e. as shown in SPNU563A–March 2018, page 841)..correct?

just wnat to make sure I hook it up correclty...I dont have a lot space on teh pcb, so Qty1 NOR flash as described above would be suffiicicnt...

is there any other doc/reference/eval board that shows proper connection of a NOR flash (as described) to the EMIF of the Herc?

thank you  for all your help!

  • 0
    TI__Guru**** 196306 points

    Hello,

    john young said:
    Q:  the EMIF has 22 address bits..and 16 data bus bits....so, I could hook up a 128Mbit , (16data bits, 0-22 address) directly...correct?

    Yes, it is correct. Each chip select (asynchronous) supports up to 16MBytes or 128Mbits

    john young said:
    using multiple chip selects, I could add more memory across the EMIF (i.e. as shown in SPNU563A–March 2018, page 841)..correct?

    Yes. The TMS570LC43x has three async memory chip selects (CS2, CS3, CS4), so you connect EMIF to three async memory chips.

    john young said:
    is there any other doc/reference/eval board that shows proper connection of a NOR flash (as described) to the EMIF of the Herc?

    The signals connection between NOR and EMIF is pretty simple. 

    The EMIF address pin EMIF_A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit NOR flash, the  EMIF_BA[1] pin provides the least-significant bits of the halfword.

    Please refer to the Figure 21-8 and 21-9 which shows the connection between the EMIF and the external async memory.