• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 31 subscribers
  • Views 430 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS570LS3137: Errata

TMS570LS3137: Errata

Subash Sundaresan1
Intellectual 560 points
Part Number: TMS570LS3137
Other Parts Discussed in Thread: HALCOGEN

CORTEX-R4#33:

The errata states that (SPNZ195G, Rev - C) ,

This issue affects scan based debug utility developers. The end user should not be affected by this issue if the development tool vendor has implemented the workaround.
Depending on which of the conditions are met, the processor will either lose data or deadlock. If the processor deadlocks because of this issue it will still respond to interrupts provided they are not masked.

However one of previous thread, it has been confirmed from TI that, the issue is not handled in Code Composer Studio Version: 10.1.1.00004. 

This leads to confusion, need help?

CORTEX-R4#57:

The workaround has been mentioned that to disable the "SPMAC" (Out-of-order FMACS control) in Secondary Auxiliary Control Register (DOOFMACS). By doing so there will be performance impact on SP-MAC operations. Could you provide some real time example for compiler generated assembly code.

  • 0
    TI__Guru**** 199106 points

    Hi Subash,

    The HALCoGen generated code includes the workaround for Cortex-R4#57:

    ;-------------------------------------------------------------------------------
    ; Work Around for Errata CORTEX-R4#57:
    ;
    ; Errata Description:
    ; Conditional VMRS APSR_Nzcv, FPSCR May Evaluate With Incorrect Flags
    ; Workaround:
    ; Disable out-of-order single-precision floating point
    ; multiply-accumulate instruction completion

    .def _errata_CORTEXR4_57_
    .asmfunc

    _errata_CORTEXR4_57_

       mrc p15, #0, r0, c15, c0, #0 ; Read Secondary Auxiliary Control Register
       orr r0, r0, #0x10000 ; Set BIT 16 (Set DOOFMACS)
       mcr p15, #0, r0, c15, c0, #0 ; Write Secondary Auxiliary Control Register
       bx lr
    .endasmfunc

    And this workaround is called during startup.

  • 0 in reply to QJ Wang
    Intellectual 560 points

    Hi QJ Wang,

    Thank you so much, this helps me lot. Do you have any updates for  errata "CORTEX-R4#33"

  • +1 in reply to Subash Sundaresan1
    TI__Guru**** 199106 points

    Hi Subash,

    As far as I know, there is no workaround to CORTEX-R4#33, and there is no update for this bug.