The errata SPNZ195G Rev : C states that "Multiple CPU burst writes to peripheral registers or peripheral RAM concurrent to DMA transfer may result in missed CPU write(s)"
Per condition when there are multiple burst write to peripheral registers or peripheral RAM concurrent to DMA transactions may result in missed CPU write.
Our understanding is when DMA and CPU concurrently access means same memory location leads to this issue. is our understanding is correct?
