TMS570LC4357: Halcogen - API to generate soft reset

anil pande

Prodigy 80 points

Part Number: TMS570LC4357
Other Parts Discussed in Thread: HALCOGEN,

Hi TI-experts,

We are using TMS570LC43xx Microcontroller.

Requirement is to reset the board in some specific error condtion.

Please suggest Halcogen-API to generate soft reset.

Thanks and Regards,

Anil

over 3 years ago

0 Chester Gillon over 3 years ago

Guru 92251 points

TMS570LC4357: Is there sample code for reboot or reset has some suggested code to generate a software reset, albeit I haven't tested the suggested code.

0 QJ Wang over 3 years ago in reply to Chester Gillon

TI__Guru**** 196566 points

Hi Anil,

Please use systemREG1->SYSECR = 0x00008000; to generate SW reset.

The HalCoGen doesn't generate SW reset API. You can use the function from Chester:

0 anil pande over 3 years ago in reply to QJ Wang

Prodigy 80 points

Thanks for your reply.

Could you please guide us to hard reset the board using Halcogen-api.

In case Halcogen API is not available, please suggest alternate way to perform hard reset (TMS570LC43xx)

0 anil pande over 3 years ago in reply to QJ Wang

Prodigy 80 points

It is observed that after execution of above function, control get stuck at "data entry".

(Please note we are using freertos)

Please suggest alternate solution for soft reset.

0 QJ Wang over 3 years ago in reply to anil pande

TI__Guru**** 196566 points

SYSECR register should be written in privileged mode.

There is no software API or function to perform the hard reset (cold reset).

0 anil pande over 3 years ago in reply to QJ Wang

Prodigy 80 points

Thank you for reply. As there in no TI or halcogen software API to hard reset the board TMS570LC4357, can we use internal watchdog to hard reset the controller? Also, please suggest alternate easy ways to hard reset and details of the same. It will be really helpful.

0 anil pande over 3 years ago in reply to QJ Wang

Prodigy 80 points

Thank you for your reply. To change controller mode from user to privileged mode, can we guide us on how to do that?

0 QJ Wang over 3 years ago in reply to anil pande

TI__Guru**** 196566 points

The watchdog can generate either a warm reset or a NMI to the CPU. But It can not generate a cold reset.

Can you please clarify that "hard reset" is nPORRST?

0 QJ Wang over 3 years ago in reply to QJ Wang

TI__Guru**** 196566 points

It is not possible to write to the CPSR mode bit (0 to 4) if the CPU is in user mode (Non privilege).

The use of SVC is to gain privilege and than be able to access the CPSR.

0 anil pande over 3 years ago in reply to QJ Wang

Prodigy 80 points

Yes, it is power on reset. Also called as hard reset.or cold reset.

As internal watchdog can not generate hard reset, can we understand warm reset concept?

Is warm reset same as that of software reset?

Does warm reset initialize memory (like power on reset memory initialization action)?

Please guide us on this warm reset concept.

0 anil pande over 3 years ago in reply to QJ Wang

Prodigy 80 points

can we get a sample code for user mode to privilege mode switching and vice versa?

We are using free-rtos for our development.

0 QJ Wang over 3 years ago in reply to anil pande

TI__Guru**** 196566 points

anil pande said:
can we get a sample code for user mode to privilege mode switching and vice versa?

Sorry I don't have example code available.

0 QJ Wang over 3 years ago in reply to QJ Wang

TI__Guru**** 196566 points

Cold reset: Occurs on device power up (POR), or pulling down the nPORRST pin. Upon cold reset, everything in the device is being reset.

Warm reset: Warm reset types are not necessarily applied globally within device. We can use a warm reset to reset a subset of the device logic. Warm reset events include software reset, watchdog time-out, nRST, CPU reset after LBIST, etc.

Memory is usually not reset and maintains the previous state. The only exception is that we cannot guarantee the state of the memory when a nPORRST happens. Since this reset is asynchronous, it could happen while a write operation to a RAM takes place and could disrupt this operation. We can't guarantee what will happen if this write is not finished correctly. All other resets are synchronous and there is not problem with the RAM content.

Arm-based microcontrollers

Arm-based microcontrollers forum

TMS570LC4357: Halcogen - API to generate soft reset