This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM48L952: HET instructions over Loop resolution time

Part Number: RM48L952

Hi.

I'm currently programming HET to generate several pulses.

Because I need high frequency pulse(up to 2MHz), I have to reduce Loop time down 72.727 ns(prescale 8) to make clock close to 2MHz.

But that makes HR instruction slot too small, making it impossible to fit all instructions in loop time.

So I put quick clocks front and slow clocks behind, allowing it to have more than 8 instructions in longest path.

Is it ok to do this, in terms of cpu function/malfunctioning?

If RM48L952 guarantees that het will just return to instruction 0 when loop clock ends without any processor malfunctioning, it's ok for me; lower frequency clocks can wait.

  • Hi Yejung,

    The RM48 supports CPU speed up to 220MHz. The N2HET module is clocked by VCLK which is 110mHz. If LPR is 72ns, you can have up to 7 instructions if each instruction takes 1 cycle. 7 instructions are good enough to generate up to six 2 Mhz pulse signals. 8th instruction will generate overflow error, and the pin action will not be performed.

    pwcnt ...

    pwcnt ...

    pwcnt ...

    ...

    br ..