• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 595 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM48L952: Real-Time Interrupt (RTI) Operating System Timer - Safety Diagnostics

Monish27
Intellectual 636 points
Part Number: RM48L952

Hi,

Please clarify the below doubts on the Real-Time Interrupt (RTI) Operating System Timer module.

S.No Device Test identifier Clarifications
1 Real-Time Interrupt (RTI) Operating System Timer RTI1 One counter is used for the application and another counter is a free-running counter. So, application SW should periodically compare the counter value in both timers.
If the comparison is not the same, then it is considered an error. Is our understanding correct? Whether this diagnostic functionality needs to be implemented for both RTOS and bare-metal code?

Regards,

Monish P

  • 0
    TI__Guru**** 197166 points

    Hi Manish,

    The device has one RTI module which provides timer functionality for operating systems and for benchmarking code. The RTI module has two independent counters and four configurable compares for generating operating system ticks. 

    It is ok if the two counters starts and are read at the same time. But how do you sync those two counters? 

  • 0 in reply to QJ Wang
    Intellectual 636 points

    Hi Wang,

    Any other possible way to implement the RTI1 test?

    Regards,

    Monish P 

  • 0 in reply to Monish27
    TI__Guru**** 197166 points

    Hi Monish,

    Two counters can use one same capture source which is configurable in RTICAPCTRL register. The trigger source is from VIM (CAPEVTSRC1[6:0], and CAPEVTSRC0[6:0]). When trigger is detected, RTIUCx and RTIFRCx are stored in the capture up counter (RTICAUCx) and capture free running counter (RTICAFRCx) registers.