• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 381 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSINENA Bit usage during PBIST Self Test Mode

Pashan
Intellectual 715 points

In the spna128.pdf document related to PBIST Current Consumption, I see in STEP 2, MSINENA=0x01.

But during PBIST Self Test Mode, RAM Group is selected with RINFOL and RINFOU registers.

So, which one takes priority during PBIST Self Test Mode for RAM Group Selection?

MSINENA or RINFOL/RINFOU register contents?

Thank you.

Pashan

 

  • 0
    TI__Mastermind 49120 points

    Pashan,

    When used for memory self-test, the bit 0 of the MSIENA registers is sued to enable the PBIST controller. The bits in the MSIENA register have no effect in selecting the memory groups for the self-test. The RINFOx registers are used to select the memory groups for the testing.

    Regards, Sunil